上一页 1 ··· 11 12 13 14 15 16 17 18 19 ··· 21 下一页
摘要: 题目网站 module top_module( input d, input done_counting, input ack, input [9:0] state, // 10-bit one-hot current state 这个是独热码输入现态 output B3_next, output 阅读全文
posted @ 2024-04-16 04:05 江左子固 阅读(66) 评论(0) 推荐(0)
摘要: 题目网站 module top_module ( input clk, input reset, // Synchronous reset input data, output [3:0] count, output counting, output done, input ack ); reg [ 阅读全文
posted @ 2024-04-16 04:02 江左子固 阅读(52) 评论(0) 推荐(0)
摘要: 题目网站 module top_module ( input clk, input reset, // Synchronous reset input data, output shift_ena, output counting, input done_counting, output done, 阅读全文
posted @ 2024-04-16 03:59 江左子固 阅读(42) 评论(0) 推荐(0)
摘要: module top_module ( input clk, input reset, // Synchronous reset output shift_ena); parameter IDLE = 2'd0, ENA = 2'd1, STOP = 2'd2; reg [1:0] current_ 阅读全文
posted @ 2024-04-16 03:51 江左子固 阅读(46) 评论(0) 推荐(0)
摘要: 题目网站 module top_module ( input clk, input reset, // Synchronous reset input data, output start_shifting); parameter IDLE = 3'd0, S1 = 3'd1, S2 = 3'd2; 阅读全文
posted @ 2024-04-16 03:44 江左子固 阅读(51) 评论(0) 推荐(0)
摘要: This is the first component in a series of five exercises that builds a complex counter out of several smaller circuits. See the final exercise for th 阅读全文
posted @ 2024-04-16 03:40 江左子固 阅读(75) 评论(0) 推荐(0)
摘要: Build a counter that counts from 0 to 999, inclusive, with a period of 1000 cycles. The reset input is synchronous, and should reset the counter to 0. 阅读全文
posted @ 2024-04-16 03:38 江左子固 阅读(46) 评论(0) 推荐(0)
摘要: 题目网站 参考的CSDN网站 module top_module ( input clk, input resetn, // active-low synchronous reset input x, input y, output f, output g ); parameter A=0, B=1 阅读全文
posted @ 2024-04-16 03:21 江左子固 阅读(77) 评论(0) 推荐(0)
摘要: 题目网站 module top_module ( input clk, input resetn, // active-low synchronous reset input [3:1] r, // request output [3:1] g // grant ); parameter A = 2 阅读全文
posted @ 2024-04-16 03:16 江左子固 阅读(43) 评论(0) 推荐(0)
摘要: 题目网站 module top_module ( input [5:0] y, input w, output Y1, output Y3 ); assign Y1 = y[0] & w; assign Y3 = (y[1] | y[2] | y[4] | y[5]) & ~w; endmodule 阅读全文
posted @ 2024-04-16 03:15 江左子固 阅读(29) 评论(0) 推荐(0)
上一页 1 ··· 11 12 13 14 15 16 17 18 19 ··· 21 下一页