摘要：In previos work, when I encounter the situation counter reach full state (such as counter[3:0] reaches 4'b1111), I used to manually flip counter to zeros on next rsing clock edge . However, I haveignored the fact that counter will automatically overflow on next rising clock edge when it reaches 阅读全文

只有注册用户登录后才能阅读该文。