dff+gate

 Exams/m2014 q4d - HDLBits (01xz.net)

module top_module (
    input clk,
    input in, 
    output out);
always @(posedge clk) begin
        out <= (in ^ out);
    end
endmodule