clock geting

 

 

What is Clock Gating?

  • Register banks disabled during some clock cycles
   – Typical implementation uses multiplexers
   – Clock gating cell replaces multiplexers

 

 

 

 

 

典型RTL设计：

 

 RTL：

 时序图：