| RTL (23) | VCD (1) | Rombist (1) | implicit (1) |
| LPS (13) | UDSM (1) | PVT (1) | IC (1) |
| Verilog (7) | Transport Delay (1) | path_group (1) | hold (1) |
| Quartus (7) | timing_path (1) | partition (1) | FSM (1) |
| DC (4) | Timing_budgeting (1) | parameter (1) | DFV (1) |
| DFT (3) | Timing_analysis (1) | net_type (1) | default_nettype (1) |
| STA (2) | Timing Borrow (1) | net (1) | dead-loop (1) |
| function (2) | task (1) | NBA (1) | Coverage (1) |
| FPGA (2) | Synthesis (1) | Mealy (1) | compile (1) |
| Coding (2) | Synopsys (1) | logic strength model (1) | BA (1) |
| vhdl (1) | specparam (1) | localparam (1) | 全加器 (1) |
| VECTOR (1) | setup (1) | Inertial Delay (1) | 奇数分频器 (1) |
浙公网安备 33010602011771号