我的随笔

Error (10200): Verilog HDL Conditional Statement error at timee.v(18): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct

Dour_1 2022-06-05 14:50 阅读:7904 评论:2 推荐:2

5421BCD的设计与实现 verilog

Dour_1 2022-05-05 19:28 阅读:261 评论:1 推荐:0

驱动程序标准库到HAL库的移植 F407 ST7789

Dour_1 2021-12-03 10:50 阅读:3706 评论:0 推荐:0