Verilog 与门

module and_gate(c,a,b);

input a,b;
output c;

assign c = a & b;

endmodule

module always_block_example;
reg clk;

initial
begin
clk = 0;
end

always
 #10 clk = ~clk;
endmodule