随笔分类 - Hdlbits的Verilog学习
摘要:Build a decade counter that counts from 0 through 9, inclusive, with a period of 10. The reset input is synchronous, and should reset the counter to 0
阅读全文
摘要:Build a 4-bit binary counter that counts from 0 through 15, inclusive, with a period of 16. The reset input is synchronous, and should reset the count
阅读全文

浙公网安备 33010602011771号