摘要:
always There are three types of assignments in Verilog: Continuous assignments (assign x = y;). Can only be used when not inside a procedure ("always 阅读全文
posted @ 2021-08-06 14:27
cuiz的分享站
阅读(62)
评论(0)
推荐(0)
浙公网安备 33010602011771号