摘要：
verilog编码规范 1.Register with Rising-Edge Coding Example (Verilog) Flip-Flops and Registers Control Signals Flip-Flops and Registers control signals inc 阅读全文
posted @ 2017-11-23 08:43 沉默改良者 阅读(864) 评论(0) 推荐(0)
|
摘要：
verilog编码规范 1.Register with Rising-Edge Coding Example (Verilog) Flip-Flops and Registers Control Signals Flip-Flops and Registers control signals inc 阅读全文
posted @ 2017-11-23 08:43 沉默改良者 阅读(864) 评论(0) 推荐(0) |
||
浙公网安备 33010602011771号