ISP architecture considering

1. Register configuration

2. Clock isolation issue. whether the one module clock off has effect on other module function? how to one module implement bypass function when clock is gated off

3. power