摘要: initial: reference library(mw), link library(db), create_mw_lib, read_verilog, link create_floorplan tap cell, spare cell, power network place: set pl 阅读全文
posted @ 2018-09-19 11:30 いつまでも 阅读(914) 评论(0) 推荐(0)