摘要： module DS(input CLK,input [3:0] key,output reg[3:0] led);reg[3:0] key_r;wire[3:0] key_p;always @ (posedge CLK)begin key_r<={key[3],key[2],key[1],key... 阅读全文