摘要： `timescale 1ns / 1ps // Documented Verilog UART // Copyright (C) 2010 Timothy Goddard (tim@goddard.net.nz) // Distributed under the MIT licence. // // Permission is hereby granted, free of charge, ... 阅读全文