摘要: The logic type was introduced in SystemVerilog. It supersedes the reg type, which was a perennial [长久的, 多年生的] source of confusion in Verilog. logic sh 阅读全文
posted @ 2022-03-14 17:13 华容道专家 阅读(97) 评论(0) 推荐(0)