摘要: always_latch is equivalent to always @(clk, d) and is the preferred idiom for describing a latch in SystemVerilog. It evaluates whenever clk or d chan 阅读全文
posted @ 2022-03-15 19:10 Fun_with_Words 阅读(85) 评论(0) 推荐(0)









 张牌。