摘要: According to the Verilog standard, the execution of two always blocks can be scheduled in any order. This is known as a race condition. 比如我们想交换reg a和b 阅读全文
posted @ 2022-01-05 13:00 华容道专家 阅读(122) 评论(0) 推荐(0)