CoryXie

2014年9月22日

Parallelized coherent read and writeback transaction processing system for use in a packet switched cache coherent multiprocessor system

摘要： A multiprocessor computer system is provided having a multiplicity of sub-systems and a main memory coupled to a system controller. An interconnect module, interconnects the main memory and sub-system... 阅读全文

posted @ 2014-09-22 00:00 CoryXie 阅读(344) 评论(0) 推荐(0)

公告