| UVM (12) | vim (1) | perl (1) | 验证经验 (1) |
| systemverilog (10) | verilog (1) | net (1) | 验证 (1) |
| uvm_base (8) | VCS (1) | mindset (1) | 双系统 (1) |
| reporting (3) | uvm_object (1) | Message (1) | 接口 (1) |
| linux (3) | UCLI (1) | gvim (1) | 计划任务 (1) |
| verification (2) | timescale (1) | gcc (1) | 覆盖率 (1) |
| suse (2) | sv (1) | creation (1) | 仿真 (1) |
| factory (2) | SoC (1) | cpp (1) | 处理器 (1) |
| debuggability (2) | SMTP (1) | corner (1) | 测试 (1) |
| win7 (1) | simulation (1) | 引导顺序 (1) |
浙公网安备 33010602011771号