摘要：
The following file is to read all design files into syntehsis tool automatically, like Cadence RTL Compiler. 1 set srcbasic ${HDLPATH}/01_V... 阅读全文
posted @ 2015-07-28 20:15
mengdie
阅读(564)
评论(0)
推荐(0)
摘要：
1 Explicit event The value changes on nets and variable can be used as events to trigger theexecution of a statement. The event can also be based o... 阅读全文
posted @ 2015-07-28 19:31
mengdie
阅读(970)
评论(0)
推荐(0)
摘要：
expr is for Tcl to do math operations. Ittakes all of its arguments ("2 + 2" for example) and evaluates the result as a Tcl "expression". Many comma... 阅读全文
posted @ 2015-07-28 17:43
mengdie
阅读(358)
评论(0)
推荐(0)
浙公网安备 33010602011771号